Fujitsu F2MCTM-16LX Manual de usuario Pagina 133

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 682
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 132
117
CHAPTER 6 CLOCK SUPERVISOR
Reset Check By Clock Supervisor
To check whether reset was executed by the clock supervisor, the WDTC register is read with software and
the reset factor is checked. When ERSR (bit4 of WDTC) is set, the factor is a reset from an external
terminal or a reset by the clock supervisor (include low voltage detection/CPU operating detection reset in
"T" suffix products). If both SM and MM bits (bit5 and bit6 of CSVCR) are 0, the reset factor is an external
reset (include low voltage detection/CPU operating detection reset in "T" suffix products). If SM is 1, the
reset factor is a sub-clock lost. If MM is 1, the reset factor is a main-clock lost.
Vista de pagina 132
1 2 ... 128 129 130 131 132 133 134 135 136 137 138 ... 681 682

Comentarios a estos manuales

Sin comentarios